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A novel multilayer circuit process using YBa2Cu3Ox /SrTiO3 thin films
patterned by wet etching and ion milling
H. Q. Li,a),b) R. H. Ono,c) L. R. Vale, D. A. Rudman, and S. H. Lioua)
National Institute of Standards and Technology, Boulder, Colorado 80303
~Received 28 May 1996; accepted for publication 22 August 1996!
A process combining hydrofluoric acid ~HF! and Ar1 ion milling has been used to make
YBa2Cu3Ox/SrTiO3/YBa2Cu3Ox~YBCO/STO/YBCO! multilayer test circuits. Low-angle steps can
be readily etched in STO and YBCO films with this process. YBCO lines crossing 5° steps have
about the same critical temperature Tc ~89–90 K! and critical current density Jc (.13106
A/cm2 at 86 K! as lines on planar surfaces. Via connections have the same Tc as other circuit
components and adequate critical currents for most circuit designs. © 1996 American Institute of
Physics. @S0003-6951~96!04744-4#
We have developed a reproducible fabrication process
which allows us to pattern multilevel high-temperature su-
perconducting ~HTS! structures with the best critical current
densities (Jc) and transition temperatures (Tc) of the fabri-
cation processes reported to date.1–10 In conjunction with
HTS Josephson junctions, structures of this type are used in
many superconducting applications such as dc SQUID flux
transformers and Josephson digital circuits. Our process is
suitable for these HTS multilayers circuits, since both upper
and lower HTS layers have high crystalline quality even at
crossovers and via connections and are well isolated by the
intermediate epitaxial insulator. We have fabricated our test
samples using YBa2Cu3Ox ~YBCO! on SrTiO3 ~STO! on
YBCO, a material system which has been used by several
groups. In addition, the process appears to be compatible
with other, low dielectric constant, epitaxial insulators.
A great challenge for multilayer circuits made from HTS
films is the requirement that all of the layers maintain epi-
taxy when grown over the topology of patterned underlying
layers. The fabrication process must include careful cleaning
and surface preparation after each layer is patterned; the
cleaning is often made problematic by the presence of pho-
toresist residues. The epitaxial quality of crossovers and in-
terconnects could be maintained either by planarization ~a
technique not yet perfected in HTS processing!, or by form-
ing shallow slopes. There are two motivations for forming
shallow slopes in the edges of the patterned bottom YBCO
layer and the insulating STO layer. First, the desired c-axis
orientation of upper YBCO thin films is changed when cross-
ing a high-angle step, forming grain boundaries1 which re-
duce Jc and introduce unwanted Josephson junctions at the
crossing. Second, the flux noise in the YBCO increases rap-
idly as the film crystalline quality degrades.2 This letter will
focus on transport Jc as the figure of merit in evaluating our
process. Ion milling at an inclined incident angle combined
with photoresist overbaking was used by several groups3–5 to
etch the bottom YBCO and the insulating STO layer for
beveled steps. Another way to form low-angle crossovers is
the use of shadow masks6–8; however, this technique is not
applicable for making via connections. Hydrofluoric acid
~HF! solutions are highly selective for etching STO films
over YBCO, and have been used in fabricating high Tc su-
perconducting multilayer circuits.9 Our process combines HF
wet etching and ion milling in making YBCO/STO/YBCO
multilayer circuits with slope angles as low as 5°.
All YBCO and STO layers used in this study were
grown in situ on ~100! LaAlO3 substrates by KrF laser abla-
tion. The YBCO was grown in 106 Pa ~800 mTorr! of O2 at
775 °C and the STO in 53 Pa ~400 mTorr! of O2 at 745 °C.
The bottom YBCO layer, 100–200 nm thick, and a STO
layer, 150–250 nm, were grown in one deposition step, en-
suring a clean and high quality interface. We will call this
level ‘‘Y1.’’ Using a conventional positive photoresist mask,
the bilayer was patterned and isotropically wet etched with
3% ~wt! HF in H2O at 25 °C to etch the STO layer. The etch
rate of STO is 100 nm/min under these conditions while the
rate for etching YBCO is only 4.5 nm/min. The photoresist
was removed after the HF and the pattern profiles were ex-
amined by atomic force microscopy ~AFM!. We can repro-
ducibly make 3–30° steps in the STO layer depending on the
baking cycles ~soft, post-exposure, and hard! and the HF
concentration. In general, angles are steeper for higher bake
temperatures because the step angle depends critically on the
adhesion of the photoresist to the STO.
The wet-etched STO was then used as a conformal ion-
milling mask for etching the bottom YBCO layer at 0° inci-
dent angle by 300 eV Ar with a 0.5 mA/cm2 beam current
density. In our ion-mill system YBCO and STO etch rates
are similar ~10 nm/min for STO and 12 nm/min for YBCO!
so the shallow angle step in the STO layer was copied into
the bottom YBCO layer. After ion milling, the film is ready
for the next deposition without the need for further cleaning,
since no photoresist was present during the ion milling. The
thicknesses of the YBCO and STO were selected in such a
way that a thin layer of STO remained after milling, leaving
a seed layer for the subsequent STO isolation layer.3,10 A
drawing of the vertical structure is shown in the inset to Fig.
1. An insulating STO layer of 150–200 nm was then depos-
ited on the etched film. The film was heated up in 800 Pa ~6
Torr! of O2 before the deposition of the insulating STO layer
to prevent oxygen loss from the bottom YBCO layer. Figure
1 shows the profiles of a step in a test chip measured by
AFM after @1~a!# the HF etching of the protective STO,
@1~b!# ion milling of the bottom YBCO, and @1~c!# the depo-
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sition of the insulating STO. The slope angles are approxi-
mately 5°. This shows that the profile formed by first HF wet
etching in the protective STO layer was maintained through-
out the processing, with small variations due to slight differ-
ences in milling rates.
Via connections were opened in the STO layer using the
shallow-angle HF wet-etching process. The film was then ion
milled for 1 min to clean the bottom YBCO in the windows
which had been exposed to HF solution. Again since no pho-
toresist was present in this ion-mill process problems with
photoresist residue were avoided. AFM scans were taken af-
ter each process step. The wet etch provided via holes with
low-angle edges. Finally, the sample was heated up to
775 °C, again in 800 Pa of ~6 Torr! O2, and the top YBCO
layer of 200 nm was deposited after the O2 pressure was
lowered to 106 Pa ~800 mTorr!. After cooling, approxi-
mately 50 nm of Au was sputtered on the YBCO for low
contact resistance pads. Then the film was patterned and ion
milled to form the desired pattern in the top Au/YBCO bi-
layer; this layer will be called ‘‘Y2.’’
For electrical characterization, we used a multilayer test
circuit which included: ~1! a 10-mm-wide, 220-mm-long line
in Y2 with 1 crossover; ~2! a zigzag path in Y2 with 80
crossovers; ~3! a 10 turn coil in Y2 with 31 crossovers and an
8316 mm2 via connection to Y1; ~4! two via connections
between Y2 and Y1 of 10310 mm2 and 10320 mm2 in area,
respectively; ~5! a 6-mm-wide line in Y1; ~6! a 10-mm-wide
line in the Y2; and ~7! a 1003200 mm2 trilayer pad to test
the STO isolation. A micrograph of the center region of a
finished sample is shown in Fig. 2.
We investigated the influence of step angle on the super-
conducting properties of crossovers for different samples
etched to give different step angles. We measured the 10-
mm-wide Y2 lines with a single crossover on several differ-
ent samples. Figure 3 shows Jc(T) of 5°, 15°, and 25° cross-
overs with Tc values of 89.8, 89.1, and 90.6 K. The transition
temperatures show no consistent variation with the step
angle; however, only the 5° crossover has the same Jc as that
of a planar film. The following results on crossovers and
interconnects were obtained from a sample with 5° slopes.
The test chip had a 100 nm Y1 layer, a 200 nm STO layer,
and a 200 nm Y2 layer. The top and bottom YBCO test strips
had Tc values of 90 and 89.3 K, respectively. The resistivity
of the insulating STO layer is typically 83107 V cm or
higher with a breakdown field of 104 V/cm. We measured
the Jc vs temperature of various test structures. These data
are shown in Fig. 4. The Jc(T) curve of the crossover line is
close to those of the top and bottom YBCO films, indicating
that there are no weak links at the 5° STO steps. The lower
Jc(T) of the zigzag path arises primarily from a slightly
lower Tc somewhere in the 3-mm-long line. Normalizing the
Jc(T) to a slightly lower Tc moves the curve directly onto
the other three curves in Fig. 4~a!; it is therefore likely that
there are no weak links at the crossovers.
The two vias from Y2 to Y1 are 10310 mm2 and 10320
mm2. Their critical currents at 80 K are 16.5 and 26 mA,
respectively, high enough for most practical circuits. It is not
clear where the limiting current is first reached: in the cross-
ing down to the Y2 surface, the Y1 to Y2 c-axis contact, or
the perimeter of the Y1 film. The current densities shown in
Fig. 4~c! were calculated by dividing the critical current by
area of the contact. The Jc of the coil, in Fig. 4~b!, was
calculated using the cross-sectional area of the 10-mm-wide
FIG. 1. Three AFM scans: ~a! after the HF etching of the protective STO,
~b! after ion milling of the bottom YBCO, and ~c! after the deposition of the
insulating STO. The slope angles are approximately 5° and the curves have
been offset for clarity. The inset shows the vertical structure that is probed:
STO-1 is the milling mask ~note that a thin layer remains after ion milling!,
STO-2 is the insulating layer, and the arrows indicate the surfaces that are
scanned in ~a!, ~b!, and ~c!.
FIG. 2. A micrograph of the multilayer process test structure.
FIG. 3. Jc vs T of crossings over three different step angles, 5° ~diamonds!,
15° ~circles!, and 25° ~triangles!.
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line. The curve shown reaches 1.13106 A/cm2 at 80 K, but
is much lower than that of the zigzag path even though it has
fewer crossovers. The Jc of the coil is probably limited by its
via connection, 8316 mm2 in area. We converted the
Jc(T) curve according to the contact area as shown in Fig.
4~c!. This is very close to the Jc(T) curves of the two vias
calculated in the same way. The values of Jc are consistent
with the current densities reported for transport in the c-axis
direction.12
In conclusion, we have described a new process for mak-
ing YBCO/STO/YBCO multilayer circuits by combining HF
wet etching and ion milling; this process does not expose
photoresist to the ion milling, simplifying cleaning before
subsequent STO and YBCO depositions. We have made very
high quality bottom and top YBCO films, and low-angle
crossovers which have the same Jc as the planar film. Via
connections with adequate critical current were also obtained
in this way. The limiting Jc of this type of multilayer circuit
appears to be the via connection, suggesting the need for
more complex via structures, perhaps with increased a-b
plane interfacial areas. We are extending this work to inves-
tigate the patterning of other epitaxial insulators such as
Sr2AlTaO6 and Sr2AlNbO6 in collaboration with other
groups and we are investigating this technique for forming
the base electrode layers for edge geometry Josephson junc-
tions.
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